Design and Implementation of Ethernet-E1 Interface by 陈玉泉
学校编码：10384                              分类号      密级  内部     
  




硕  士  学  位  论  文 
                                           
以太网与 E1 接口的设计与实现 




指导教师姓名：姚 彦 教授 
       石江宏 博士 
专  业 名 称：无线电物理 
论文提交日期：2006 年 5 月 
论文答辩时间：2006 年 5 月 
学位授予日期：2006 年  月 
  
答辩委员会主席：           
评    阅    人：           
 























                        声明人（签名）： 























































  1、保密（ ），在   年解密后适用本授权书。 




作者签名：      日期：  年 月 日 






































































 Internet has been developed very quickly in recent years. All kinds of LANs have 
existed more and more all over the world, and Ethernet has becomed the most widely 
used transport mode for LAN. Although there are many solutions for connecting these 
LANs, the joint of them by exploting the abundant resource of E1 is the most 
cost-efficient and simplest solution. 
 In this thesis, we would design and implement a system to transport Ethernet data 
over E1. The followings are the main works of the author: 
 Firstly, based on discussing the related theory of Ethernet, we would design the 
MII module to receive and send Ehternet data. 
 Secondly, by means of using HDLC frame format, we can change the data format 
between Ethernet frame format and E1 data fomat. Then Ethernet data could be 
transported over E1 properly. In this module, we would design asynchronous FIFOs 
by using FPGA, and we can use the FIFOs to store data and adjust data rate. 
 Thirdly, we would design the E1 interface module that its function includes 
HDB3’s coding and decoding, recovering clock signal, and implementation of frame 
synchronization.
 Finaly, we would simulate and debug the whole system circuit, and the test result 
would be provided. 
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